Simulation of a Differential Amplifier

Author: Jinhua Wang, Nate Turner, Joseph Chong

1. First navigate to your directory

cd /home/<Your CVL account name>/ECE4220

[hezm@cluster04 ECE4220]\$ cd /home/hezm/ECE4220/ [hezm@cluster04 ECE4220]\$

2. Create a new folder "a1"

```
[hezm@cluster04 ECE4220]$ mkdir a1
```

Note: Make sure the folder name is "a1". Otherwise the Cadence library manager will not recognize the library name.

Copy the necessary files to the folder that you just create by entering the command below

```
cp -a /home/ece4220/PDK/180nm_TSMC/a1/. ./
```

```
[hezm@cluster04 a2]$ cp -a /home/ece4220/PDK/180nm TSMC/a1/. ./
```

4. Launch Cadence 6.1.6

[hezm@cluster04 ECE4220]\$ Cadence616 [Cadence616] bash-4.2\$ virtuoso & [1] 7162 [Cadence616] bash-4.2\$

5. In the CIW go to Tools \rightarrow Library Manager



- 6. Once in the Library Manager go to File \rightarrow New \rightarrow Library
- 7. In the Name Field type "a1" and click OK → Attach to Existing Technology → Select tsmc18

New Library@cvI01.ece.vt.edu										
ſ	Library									
	Name	a1								
	Directory 🔄 /home/turnerni/ECE4220/									
	 CSAmp_Diode_Load CSAmp_Diode_Load_TB ECE4220 GM_Trace IV_Curves Images Tut1 a1 test RCX_config assura_tech.lib 		calbre_cfg calibra_config cds.lib cdsLibEditor.log.1 cdsinfo.tag data.dm display.drf graph_lc.png hw6.tar.gz libManager.log.1 libManager.log.1	 libManager.log.1 libManager.log.1 libManager.log.2 libManager.log.3 libManager.log.4 libManager.log.5 libManager.log.6 libManager.log.7 libManager.log.8 libManager.log.8 						
	File <u>t</u> ype:	Directories		•						
Design Manager Use NONE Use No DM										
Compression enabled										
		(OK Apply	Cancel Help						

8. Now go to the library you just create and open the testbench cell

		cādence
Cell	View	
testbench	schematic	
diñjar part testbench	Mew ~ Lock Size schematic spectre_state1 tb_graphs	32k 109 190
etup/dill/	2 5 1	
	Cell Testbench dillpair part Testbench testbench testbench testbench	Cell View Idipar part schematic Schematic Stee spectre_state1 b_graphs

 Once the schematic has opened go to Launch → ADE L → Session → Load State → Check the Cellview circle → Change State to tb_graphs → Select OK

-	Loading State ADE L (1)@	cvl01.ece.vt.edu		×		inonica ino baxterini		~ ~
Load State Option	🔾 Directory 🖲 C	ellview						
Directory Options								
State Load Directory	"/.artist_states		Browse					
Library	a1 👻							
Cell	testbench -							
Simulator	spectre -			3		ADE L (1) - a	a1 testbench schematic@cvl01.ece.vt.edu	
State Name				<u>L</u> a	aunch S <u>e</u> ssion Set <u>u</u>	p <u>A</u> nalyses <u>V</u> ar	iables <u>O</u> utputs <u>S</u> imulation <u>R</u> esults <u>T</u> ools	Help cādence
				1¢	🗏 🔊 🔭 27	1 😹 🍗 ć	3 🗹 🖻	
			Delete Stat	De	cign Voriables		Analyses	? & ×
					Name	Value	Type Enable Argume	nts Opc Trans
- Cellview Ontions -								1 日
Libraru	a1							
Call								×
Cell	testbench	Simulator spectre						
State	tb_graphs 💙	Browse Delete S	tate				Outputs	
- Description							Name/Signal/Expr Value Plot \$	Save Save Options
Hetermine output	swing, slew rate, gain, pha	ise, output and input	impedance.					M
What to Load		(Select All) (Clea	r All)	>			Plot after simulation: Auto Plotting	mode: Replace
Analyses	Variables	✓ Outputs						
🗹 Subckt Inst	Operating Points	✓ Model Setup		2(4)	Choose Design		Status: Ready 1	=27 C Simulator: spectre
🗹 Simulation Fi	les 🛛 🗹 Environment Options	🗹 Simulator Options						
🗹 Convergence	e Setup 🗹 Waveform Setup	🗹 Graphical Stimuli						
Conditions S	etup 👘 📃 Results Display Setup	🗹 Device Checking Setu	р					
🗹 RelXpert Set	up 🗹 Cosimulation Options	✓ Performance/Parasitic	Reduction					
MDL Control	Setup 📃 Distributed Processing							
		OK <u>C</u> ancel <u>A</u> p	ply <u>H</u> el	p				

- 10. Click Netlist and Run (green arrow) in the ADE
- 11. The Gain and Phase are the top two graphs, you can place a marker at the 0 dB crossing of the Gain, record that frequency and place another marker at that frequency on the Phase plot to get the phase margin. Phase margin would just be 180 + Phase(G=0 dB) = 180 -72.7757 =~ 107 degrees
- 12. The bottom two graphs show the magnitude of the input and output impedance.
- 13. The vout_sin(t) graph can be used to determine the output swing. Just place minimum and maximum markers to determine the values
- 14. The vout_pwl(t) graph can be used to determine the slew rate. We can define the slew rate as the time is takes for the output voltage to rise from 10% above the minimum to 90% of the maximum output i.e. Vout_min(t)*1.1 to 0.9*Vout_max(t). For this example the calculation would be

$$SR = \frac{0.9V_{DD} - 1.1V_{out,min}}{\Delta t} = \frac{2V}{\mu s}$$





15. if you want to edit the amplifier values you will need to open the schematic view of "diffpair_part" under the "a1" Library.

