

Simulation of a Differential Amplifier

Author: Jinhua Wang, Nate Turner, Joseph Chong

1. First navigate to your directory

```
cd /home/<Your CVL account name>/ECE4220
```

```
[hezm@cluster04 ECE4220]$ cd /home/hezm/ECE4220/  
[hezm@cluster04 ECE4220]$ █
```

2. Create a new folder "a1"

```
[hezm@cluster04 ECE4220]$ mkdir a1
```

Note: Make sure the folder name is "a1". Otherwise the Cadence library manager will not recognize the library name.


3. Copy the necessary files to the folder that you just create by entering the command below

```
cp -a /home/ece4220/PDK/180nm_TSMC/a1/. ./  
[hezm@cluster04 a2]$ cp -a /home/ece4220/PDK/180nm_TSMC/a1/. ./
```


4. Launch Cadence 6.1.6

```
[hezm@cluster04 ECE4220]$ Cadence616  
[Cadence616] bash-4.2$ virtuoso &  
[1] 7162  
[Cadence616] bash-4.2$
```


5. In the CIW go to Tools → Library Manager




- Once in the Library Manager go to File → New → Library
- In the Name Field type “a1” and click OK → Attach to Existing Technology → Select tsmc18



- Now go to the library you just create and open the testbench cell





- Once the schematic has opened go to Launch → ADE L → Session → Load State → Check the Cellview circle → Change State to tb_graphs → Select OK



10. Click Netlist and Run (green arrow) in the ADE
11. The Gain and Phase are the top two graphs, you can place a marker at the 0 dB crossing of the Gain, record that frequency and place another marker at that frequency on the Phase plot to get the phase margin. Phase margin would just be $180 + \text{Phase}(G=0 \text{ dB}) = 180 - 72.7757 \approx 107$ degrees
12. The bottom two graphs show the magnitude of the input and output impedance.
13. The $v_{out_sin}(t)$ graph can be used to determine the output swing. Just place minimum and maximum markers to determine the values
14. The $v_{out_pwl}(t)$ graph can be used to determine the slew rate. We can define the slew rate as the time it takes for the output voltage to rise from 10% above the minimum to 90% of the maximum output i.e. $V_{out_min}(t) * 1.1$ to $0.9 * V_{out_max}(t)$. For this example the calculation would be

$$SR = \frac{0.9V_{DD} - 1.1V_{out,min}}{\Delta t} = \frac{2V}{\mu s}$$





15. if you want to edit the amplifier values you will need to open the schematic view of “diffpair_part” under the “a1” Library.

