Layout Versus Schematic

Author: Chenyuan Zhao

 In this tutorial, the layout versus schematic (LVS) checking process would be introduced. Once the DRC check is passed, the next step is to perform the LVS to verify the connection. From the top menu, select "Calibre" → "Run LVS".

🜆 Virtuoso? Layout Suite GXL Editing: Tutorial CS2 layout@cvl06.ece.vt.edu	-	σ×
Launch Elle Edit View Greate Verify Cognectivity Options Tools Window Assgra Optimize Floorplan Place Boute	te Calibre Help	ädence
🗈 🗉 🔊 🥐 🚸 🗈 💷 🗙 🧈 💿 😫 🕲 🕷 🏝 🛥 🖉 🔍 🔍 🕄 Ca	Run DRC	
🕞 🧠 🔮 🕂 🏤 🖓 🎱 🛛 🌆 🌆 🛶 🔹 (F)Select0 Sel(N):0 Sel(D):0 Sel(O):0 × 11.110 × 31.3	HOUNDEM	
Palette ? 6 ×	Run PERC	
Layers B × Valid Vised Routing	run rea	
Q metail		
METAL1 drawing	Semp VIII VIII VIII VIII VIII VIII VIII VI	
Name Vis Sel		
All Layers Durk n		
Layer Purp V S		
🖿 METAL1 drw 😿 🖌		
	Contract Contra	
Objects SX	ter a second de la construcción de	
Objects V S		
	guu:	
1 1 1 4 4 0 0 1 1 1 V 9 9 1 × 1 1 4 1 9 1 1 1		
IIImouse L: mouseSingleSelectPt()	M: mgc_calibre_run_drc R: _bHiMo	usePopUp()
HO[07] >	🗢 🙏 🗖 👩 vil 🔗 🔲 🖂 🛐 📰 🕷 🌆 🥥 📾 👘 view " 4 a 🕫 🖬 vie	PM
search windows		018 ∽

2. Click "Cancel" when the "Load Runset File" window pops up.

3. In LVS configuration window, set the LVS Rules File path as

"/home/PDK/PDK_Cadence/TSMC/TSMC180/TSMC180Install/Calibre/lvs/calibre.lvs" and set the LVS Run Directory as your working directory.

and set the LVS Run Directory as your working directory.

4. This example uses a cell name of cs_amp_DL, so anywhere you see cs_amp_DL that should be the name of whatever your cell name is.

	Calibre Interactive - nmLVS v2011.3_38.29	_ = ×
<u>F</u> ile <u>T</u> ranscript	Setup	<u>H</u> elp
<u>R</u> ules Inputs	LVS Rules File	View Load
<u>O</u> utputs	LVS Bun Directory	
Run <u>C</u> ontrol Tr <u>a</u> nscript	/home/turnemi/ECE4220	
Run <u>L</u> VS	Layer Derivations	
Start R <u>V</u> E		

5. In the Inputs Section go to Netlist and check the Export From the Schematic Viewer Option*

-	Calibre Interactive - nmLVS v2011.3_38.29	_ = ×
<u>F</u> ile <u>T</u> ranscript	Setup	<u>H</u> elp
Rules	Hierarchical 🚫 Flat 🔷 Calibre CB	
Inputs	◆ Layout vs Netlist <> Netlist vs Netlist <> Netlist Extraction	
Outputs	Layout Netlist H-Cells Signatures Waivers	
Run <u>C</u> ontrol)
Tr <u>a</u> nscript	Files: cs_amp_DL.src.net	• View
Run <u>L</u> VS	Format: SPICE	Export from schematic viewer
Start R <u>V</u> E	Top Cell: cs_amp_DL	

- a. *It is important that the schematic also be open, and that whenever you launch the layout editor it should be from the schematic window.
- 6. Go to Setup \rightarrow LVS Options, Navigate to the Include Tab Under LVS Options. Make sure to include the following scripts in the SVRF Commands

LAYOUT CASE YES SOURCE CASE YES LVS COMPARE CASE NAMES

<u>F</u> ile <u>T</u> ranscript	t <u>S</u> etup	<u>H</u> el
<u>R</u> ules	Supply Report Gates Shorts ERC Connect Include Database	
inputs		-
<u>O</u> utputs	Include Rule Files: (specify one per line) View	
LVS Options	☐ Include Rule Files After Main LVS Rules File	
Run <u>C</u> ontrol		
Tr <u>a</u> nscript		
Run <u>L</u> VS		
Start R <u>V</u> E		
	Include SVRF Commands	
	LAYOUT CASE YES SOURCE CASE YES LVS COMPARE CASE NAMES	

7. Go to Supply → And Type in the Power Nets and the Ground Nets. These need to match the power and ground pins in the schematic and the layout. In this example they are VDD and GND

<u>F</u> ile <u>T</u> ranscript	<u>S</u> etup	up	<u>H</u> elp
<u>R</u> ules]	Supply Report Gates Shorts ERC Connect Include Database	,
Qutputs		Abort LVS on power/ground net errors Abort LVS on Softchk errors Ignore layout and source pins during comparison	
Run <u>C</u> ontrol Tr <u>a</u> nscript]	Power nets: VDD	ad from file
Run <u>L</u> VS]	Ground nets: GND Lo	ad from file
Stan K <u>v</u> ⊢			

8. Then click "Run LVS" to run LVS checking. The pop up window would show you the information about if your layout design matching your schematic design or not.

Calibre - RVE v2013.4_37.29 : svdb CS2	_		\times	
<u>E</u> ile ⊻iew <u>H</u> ighlight <u>T</u> ools <u>W</u> indow <u>S</u> etup			H <u>e</u> lp	
🔰 💓 🔗 🎽 🥵 🦉 🕵 🎽 Search 🔍 🔹 🖡				
+ Navigator = Comparison Results ×				
Results Layout Cell / Type Source Cell Nets Instances */*_Extraction Results © Comparison Results © CS2 19 CS2 4L, 4S 2L, 2S	4L, 4S		Z	
ERC C ERC Results ERC Summary Reports			Ţ	
Extraction Report LVS Report Cell CS2 Summary (Clean) Cell CS2 Summary (Clean) Cell CS2 Summary (Clean)				
Rules File View Info # <td></td> <td></td> <td></td>				
© Options LAYOUT CELL NAME: CS2 SOURCE CELL NAME: CS2				
NUMBERS OF OBJECTS Layout Source Component Type				
Ports: 4 4				

Correct your layout design if any errors been reported.