Introduction
RF IC Design Flow with Cadence
Contents
|
Circuit Level Simulation
- Creating schematics in Cadence: How to build a RLC network in Cadence.
- Running S-parameter Simulation: How to run S-parameter simulation for the RLC network created.
- Linear Simulation for an Amplifier: Design and perform linear gain and noise simulation for an Amplifier.
- Nonlinear Simulation for an Amplifier: Design and perform P1dB and IIP3 simulation for an LNA.
Layout
- Layout of an Amplifier: Full-custom layout (floorplanning and routing) for the amplifier.
- Adding On-Chip Passive Components from the Library: How to add on-chip inductors from the tsmcN65 library.
Post-layout Simulation
- Post-layout Process for an Amplifier: Perform DRC/LVS check and parasitic extraction.
- Post-layout Simulation for an Amplifier: Post-layout simulation.
- How to Solve DRC Errors
- How to Solve LVS Errors
MICS IAP Members
